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Abstract—Chemical reaction of gate metal with gate dielectric
for Ta gate MOS devices has been experimentally investigated both
by electrical and physical measurements: capacitance–voltage
(C–V), current–voltage (I–V), transmission electron microscopy
(TEM), energy dispersive X-ray (EDX), electron diffraction
measurements. In spite of the chemical reaction of Ta with SiO2
consuming 1-nm-thick in gate oxide, the interface trap densities
of 2 1010 cm 2eV 1 at midgap and ideal channel mobility
characteristics have been observed in the Ta gate MOS devices
with 5.5-nm-thick thermal oxide gate dielectric. Considering the
experimental data with theoretical calculation based on thermo-
dynamics together, a barrier layer model has been developed for
the Ta gate MOS systems. The physical mechanism involved is
probably self-sealing barrier layer formation resulting from the
chemical reaction kinetics in the free-energy change of Ta–Si–O
system.
Index Terms—Free-energy change, metal gate MOS devices, self-
sealing barrier, thermodynamics.
I. INTRODUCTION
RECENTLY, much attention has been paid to metal gateCMOS technologies due to their advantages such as its
low resistivity, no gate depletion, and its midgap workfunction
[1]–[12]. In particular, their midgap workfunction property
leads to minimize the random-dopant-placement-induced
threshold voltage ( th) fluctuation [13] or the degradation
in channel mobility for MOS transistors in conjunction with
intrinsic SOI structure, which makes metal gate technologies
rather attractive in the application of CMOS devices in the
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100-nm generation. Not for the first time, the metal gate
technologies have been widely studied in the past few decades
[14]–[20]. However, the process simplicity, flexibility and
device reliability provided by the doped polycrystalline silicon
(poly-Si) have been against the use of metals as gate material
since the late 1960s. One of the reason for the unpracticed
technology in the mainstream of MOS applications was due to
the degradation of gate oxide integrity (GOI). Many transition
metals cause unwanted effects such as poor adhesion [21] or
excess chemical reaction [5], [12], [14], [16] with SiOat
elevated temperatures. The effects of gate metal diffusion or
reaction with gate dielectric on the performance and reliability
of integrated circuits are significantly intensifying as device
dimensions reduce. In the not-so-distant future, the gate oxide
thickness will be sharply scaled as the fundamental limits
imposed by thermodynamics close in on the technology. It
is clear that the limiting factor in achieving high production
yield and high device reliability lies in the choice of gate stack
scheme on the viewpoint of both material and process tech-
nologies. Understanding of the entire gate metal–gate dielectric
interfacial region based on its fundamental underlying physics
is essential for reliable integration of metal-gate MOS devices.
However, there has not been a systematic study including a
convincing physical explanation on the origin of the chemical
reaction, despite its scientific interest as well as technological
importance. In this work, considering the experimental data
with thermodynamic analysis together, the chemical reaction
of gate metal with gate dielectric for Ta gate MOS devices
has been experimentally investigated and interpreted for the
first time. This work provides experimental evidence and new
understanding for the self-passivation effects used in metal gate
CMOS technologies.
II. FABRICATION PROCESS
In this study, two sets of MOS devices were fabricated in the
exactly same way except for their gate electrode formation. One
set of devices was made with Ta gate electrode. Another set of
devices was made within-situphosphorus doped polycrystalline
silicon (P-doped poly-Si) gate electrode.
The samples were fabricated on both p-type 0.4–0.6cm
(100) CZ silicon wafers and n-type 8 to 12cm. After the
growth and patterning of a 450-nm field oxide, gate oxides
0018–9383/00$10.00 © 2000 IEEE
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TABLE I
PHYSICAL PARAMETERS OFTa SPUTTERINGDEPOSITIONPROCESS FORGATE
ELECTRODEFORMATION
Fig. 1. (a) Carrier concentration profiles and (b)I–Vcharacteristics of np and
p n source/drain junctions formed by Asand BF implantation at 25 keV to
a dose of2 10 cm and a following furnace annealing at 550C for 1 h.
with different thickness were grown in a dry Oambient at 900
C. In Ta thin film deposition for gate electrode, a sputtering
process was employed. This is because sputtering processes
provide good crystallographic and electrical properties for
deposited films under lower-temperature substrate condition
compared to chemical vapor deposition (CVD) process [22].
Moreover, sputtering processes never induce the degradation
of gate oxide integrity (GOI) by byproduct residues which is
peculiar to CVD processes for gate material deposition [7].
The harmlessness of exhaust gases from process chamber also
makes sputtering processes attractive in the application for
mass-production from the viewpoint of the cost of ownership.
The physical parameters of Ta sputtering deposition process
for gate electrode formation are summarized in Table I. In
order to suppress the plasma-induced gate oxide damages by
Fig. 2. Comparison of effective gate oxide thickness between Ta and n
poly-Si gate MOS devices. The gate oxide thickness is determined fromC–V
measurement.
Fig. 3. Comparison of cross-sectional TEM images between Ta and n
poly-Si gate stacks.
the physical bombardment of energetic inert gas ions to gate
oxide, xenon (Xe) plasma was utilized in this study [23], [24].
Note that the Xe ion bombardment energy to gate oxide is
much smaller than the physical sputtering threshold energy
for SiO of 70 eV [22] and the mean free path is much
smaller than the target-substrate distance. Consequently, there
was no gate oxide loss during the initial stages of sputtering
deposition process by energetic particles in the form of ions or
fast neutrals reflected from the target. In other words, there was
no back sputtering effects in this Ta sputtering deposition. In
this study, in order to precisely control the physical parameters,
the dual rf excitation plasma processing equipment having the
base pressure of Torr and the remaining moisture and
oxygen levels of ppb in ultraclean Xe gases was used for
Ta film deposition process [25]. Without breaking the vacuum
after Ta film deposition process, an undoped Si encapsulation
layer of 7-nm-thick was then formed on a Ta film by plasma-en-
hanced CVD (PECVD) at 300C. This is because pure metal
surface is very active and easily oxidized when exposed to the
air [26], [27] and the Si film leads to suppress oxidation or
hydrogen-absorption for Ta film during the following processes
[28]. In P-doped poly-Si thin film deposition for gate electrode,
low-pressure CVD (LPCVD) process was employed.
The gate electrode was defined with the conventional RIE
equipment using SiClplasma under the nonheating condition
[29]. After gate definition,source/drain layer was self-aligned
to the gate by an ion implantation. All processes including the
activation annealing for source/drain dopant were performed
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Fig. 4. EDX analysis data at interlayer (Point A) and in Ta gate electrode (Point B).
at the temperature below 550C [23], [24]. Note that high
carrier concentration of cm and low leakage current
in the order of A/cm were successfully obtained for
both n p and p n source/drain junctions by 550C furnace
activation annealing the same as if they were obtained by usual
1000 C annealing, as shown in Fig. 1. Excellent character-
istics were realized by using the ultraclean ion implanter, ion
implantation into bare-Si surface, and ion implantation into
low-dopant-concentration Si-substrate [30], [31]. In this study,
the ultraclean ion implanter having the background pressure of
torr and the background metallic-contamination level
of under atom/cm on the as-implanted wafer surface was
used for source/drain implantation process. Next conventional
processing was used to define the contact and metallization
patterns. Finally, the samples were annealed in a hydrogen
atmosphere at 400C for 30 min.
III. RESULTS AND DISCUSSION
Fig. 2 shows the comparison of effective gate oxide thickness
between Ta and poly-Si gate MOS devices. Each gate oxida-
tion process for Ta gate samples was carried out with poly-Si
gate samples together in the same run. The gate oxide thick-
ness was determined by high-frequencyC–Vmeasurements per-
formed on large-area (100 100 m ) MOSFETs. Note that a
consistently 1-nm-thick difference has been observed between
two devices over a wide range of gate oxide thickness, whereas
there are 0.090.16-nm-thick differences in poly-Si gate de-
vices between inverted and accumulated Si surface conditions
due to the poly-Si gate depletion effects. Fig. 3 compares the
cross-sectional transmission electron microscopy (XTEM) mi-
crographs between Ta gate and poly-Si stacks. The-nm-thick
difference has been also observed by XTEM measurements be-
tween two devices. The gate oxide thickness data from physical
XTEM measurements are in good agreement with those from
electricalC–Vmeasurements for both Ta and poly-Si gate MOS
devices. The energy dispersive X-ray (EDX) nanoprobe analysis
together with the corresponding selected-area electron-diffrac-
tion patterns were used to determine and characterize the com-
position of the gate metal—gate dielectric interfacial region in
Ta gate MOS stack. Clearly, all of characteristic X-ray lines for
Ta : Ta(M) line, Ta(L ) line, Ta(L ) line, and Ta(L ) line were
observed at the interlayer (indicated as Point A) interposed be-
Fig. 5. Selected-area diffraction patterns of Ta gate electrode, Ta–SiO
interfacial region, and SiOgate oxide.
tween Ta gate electrode and gate oxide, as shown in Fig. 4. This
means that the chemical reaction of Ta with SiOconsumes
1-nm-thick in gate oxide. It is difficult topreciselyderive the
composition of the interfacial region at present, even by using
nanoprobe analysis technologies. Since the electron probe size
in the EDX analysis in the order of1 nm appears to be similar
to the interlayer thickness, as shown in Fig. 4, the neighboring
layer might be also scanned even if the electron beam is located
within the interlayer. Moreover, the EDX analysis can not di-
rectly distinguish silicon atoms from tantalum atoms in the in-
terlayer, since the Si(K) line is almost the same position with
the Ta(M) line at 1.7 keV in X-ray spectrum. Fig. 5 shows the
selected-area diffraction patterns of Ta gate electrode, Ta–SiO
interfacial region, and SiOgate oxide, respectively. These pat-
terns were obtained by Fourier transformation of selected-area
lattice fringe image. By high resolution, the diffraction pattern
corresponding to Ta (110) can be seen at Ta film. In addition, the
lack of grains in TEM micrograph together with the presence of
halo in their diffraction patterns reveal the amorphous structure
of both interlayer and SiOfilm
We can deduce from these data that there exists the interlayer
i stable amorphous phase interposed between Ta gate electrode
and gate oxide. On the assumption that the Ta gate MOS process
leads to produce the chemically stable interlayer interposed be-
tween Ta gate electrode and gate oxide, we conclude that the in-
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Fig. 6. Annealing time dependence oft and V for Ta gate MOS
devices. The annealing temperature is 550C. The data were obtained byC–V
measurement.
Fig. 7. t andV for Ta gate MOS devices as a function of the frequency
in C–Vmeasurements.
terlayer performs an interdiffusion barrier for further chemical
reaction of Ta with SiO. Actually, the annealing-time indepen-
dence of gate oxide thickness and flatband voltage
was observed in Ta gate MOS devices, as shown in Fig. 6. This
fact clearly demonstrates that both and are unchanged
by the heat treatment by conventional furnace annealing up to
550 C after Ta film deposition process. Moreover, we can de-
duce that the ultrathin self-sealing barrier-layer of reaction prod-
ucts in the Ta–SiOinterfacial region is an electrically conduc-
tive material, since both and for Ta gate MOS de-
vices are independent of the frequency inC–Vmeasurement, as
shown in Fig. 7.
Fig. 8 compares the gate current characteristics between Ta
and poly-Si gate MOS devices. The gate current characteris-
tics were investigated by applying positive voltages to the gate
in which an accumulation layer was formed at n-type silicon
surface. As the gate FN-tunneling current characteristics for Ta
gate MOS devices are in good agreement with those for poly-Si
gate MOS devices, this implies that the chemical reaction of Ta
gate electrode with gate oxide does not induce the GOI degra-
dation at all. Fig. 9 shows the high- frequency and quasistatic
C–Vcurves for Ta gate MOS devices having 5.5-nm-thick gate
oxide. Since the interface trap density of cm eV
at midgap for Ta gate MOS devices was extracted from these
two curves, an electrically active defect is not introduced at
SiO –Si interface during the Ta gate MOS fabrication process.
Fig. 8. Comparison of gate tunneling current characteristics between Ta and
n poly-Si gate MOS devices.t = 5:5 nm for Ta gate MOS systems and
t = 6:5 nm for n poly-Si gate MOS systems.
Fig. 9. High-frequency and quasistaticC–Vcurves for Ta gate MOS devices
having 5.5-nm-thick gate oxide.
Fig. 10. Comparison of effective channel mobility between Ta and npoly-Si
gate MOSFETs.
Fig. 10 compares the effective channel mobility between Ta and
poly-Si gate MOSFETs. The effective channel mobility
was determined by the splitC–V method [32]. The mobility
v lues were evaluated using the linear region ( V)
of large area (100 100 m ) MOSFETs. Clearly, the two de-
vices show the identical curves. This indicates that
his chemical reaction does not affect the channel mobility be-
havior in Ta gate MOS devices. Fig. 11(a) shows the comparison
of drain current and transconductance characteristics
in linear region between Ta and poly-Si gate NMOSFETs. Note
that Ta gate MOS devices exhibit higher current drive compared
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Fig. 11. (a) Comparison ofI andg characteristics in linear region between
Ta and n poly-Si gate NMOSFETs. (b) Comparison of the product of effective
gate oxide thickness andI or g in Fig. 10(a) between Ta and npoly-Si
gate NMOSFETs. The gate length and the gate width are 100m and 100m,
respectively.
with poly-Si gate MOS devices. The product of measured drain
current obtained from the data of Fig. 11(a) and its ef-
fective gate oxide thickness is shown in Fig. 11(b). Excellent
agreement between two curves demonstrates that superior cur-
rent drive for Ta gate MOS devices is attributed to their thinner
gate oxide phenomenon. In other words, the chemical reaction
of Ta gate electrode with gate oxide consumes1-nm-thick in
gate oxide without deteriorating the underlying SiO–Si inter-
face, resulting in superior current drive characteristics of Ta gate
MOS devices. Fig. 12 compares threshold voltage (th) distri-
butions between Ta and poly-Si gate MOSFETs. The increase
of gate oxide thickness variation across a wafer by the chem-
ical reaction of Ta with SiOseems to induce a slight increase
in th fluctuation for Ta gate MOS devices. From our perspec-
tive, however, this factor for th fluctuation could be minimized
by improving the uniformity of temperature across a wafer in
the heat treatment of Ta gate MOS fabrication process. On this
point, it is believed that this effect does not pose any signifi-
cant obstacles for implementation of Ta gate MOS fabrication
process.
IV. THERMODYNAMIC ANALYSIS
The experimental results in the previous section can be ex-
plained by using the theoretical calculation based on thermo-
Fig. 12. Comparison ofV th distributions between Ta and npoly-Si gate
MOSFETs.Lg = 1 m,N = 2:8 10 cm , t = 5:5 nm for Ta gate
MOSFETs andt = 6:5 nm for n poly-Si gate MOSFETs.
Fig. 13. Calculated ternary phase diagram for Ta–Si–O system at 550C,
based on Gibbs free energy.
dynamics. The description of the thermodynamics in refractory
metal-silicon-oxygen system via ternary phase diagram in [33]
serves to understand the fundamental underlying physics of the
chemical reaction in Ta gate MOS stack. Fig. 13 shows the
ternary phase diagram in the Ta–Si–O system determined from
the calculation of the Gibbs free energies of all possible chem-
ical reactions (Table II). This calculation, based on the standard
free energy data from [34], is performed at the temperature of
550 C in order to predict the stability of Ta gate MOS stack,
since they were subjected to anneals at the temperature after Ta
film deposition in the Ta gate MOS fabrication process. It should
be mentioned that the absence of a Ta–SiOt e line and the pres-
ence of Ta Si –SiO and TaO –SiO tie lines on the diagram
indicate that Ta should react with SiOand the reaction-product
in Ta–SiO interfacial region is thermodynamically stable.
Considering the experimental data with thermodynamic anal-
ysis together, the reaction kinetics in detail involving Ta gate
MOS stack can be explained as follows. When the temperature
is high enough, SiOdissociates in the presence of Ta followed
by an immediate formation of conductive interlayer next to the
Ta film. Ta atoms next to the SiOmove into the near interfacial
region of the SiO thin film. As the reaction goes on, the amor-
phous interlayer interposed between Ta and SiOis growing
so that the Ta atoms must diffuse through the growing amor-
phous interlayer in order to reach the reaction front at amor-
phous layer–SiO interface. It is well known that a combina-
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TABLE II
ALL POSSIBLE REACTIONS AND GIBBS FREE ENERGY CALCULATIONS
FOR Ta–Si–O SYSTEM. THE CALCULATION WAS PERFORMED AT THE
TEMPERATURE OF550 C
tion of amorphous material properties (e.g., lack of fast diffu-
sion paths) together with those of interstitial compounds is re-
sponsible for the exceptional barrier properties. What it means
is that the chemical reaction stops when a continuous supply of
Ta atoms to the reaction front can no longer be kept by forming
a self-sealing barrier configuration of stable amorphous layer.
Hence, one can say that the Ta gate MOS process leads to pro-
duce the chemically stable interlayer interposed between Ta and
SiO , resulting in self-passivation effects and excellent adhesion
on gate oxide.
V. CONCLUSIONS
Through our investigation of the chemical reaction of gate
metal with gate dielectric in Ta gate MOS stack, we have found
that the reaction consumes1-nm-thick in gate oxide without
deteriorating the underlying Si–SiOinterface property and gate
oxide quality. Moreover, we have clarified that the reaction leads
to form a self-sealing barrier configuration in stable amorphous
phase interposed between Ta gate electrode and SiOgate di-
electric. Ta gate MOS devices fabricated using low-energy Xe
plasma sputtering and low-temperature source/drain dopant ac-
tivation display good quasistatic and high-frequencyC–Vchar-
acteristics with low interface trap densities:
cm eV and excellent gate tunneling current characteristics.
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